Techniques for Yield Enhancement of VLSI Adders
نویسندگان
چکیده
For VLSI application-specific a m y s and other regular VLSI circuits, two techniques are available for yield enhancement, namely defect-tolerance and layout modifications. In this paper, we compare these two yield enhancement appruaches by using adders as an ezample. Our yield projections indicate that the layout modification technique is more eficient when the defect density is low, while reconjiguration is more eficient for a high defect density. However, f” the point of the view of effective yield, the layout modification is superior to defect tolerance in the practical range of defect density.
منابع مشابه
Techniques for Yield Enhancement of VLSI Adders 1
For VLSI application-speciic arrays and other regular VLSI circuits, two techniques are available for yield enhancement, namely defect-tolerance and layout modiications. In this paper, we compare these two yield enhancement approaches by using adders as an example. Our yield projections indicate that the layout modiication technique is more eecient when the defect density is low, while reconngu...
متن کاملTechniques for Yield Enhancement of VLSI
For VLSI application-specific arrays and other regular VLSI circuits, two techniques are available for yield enhancement, namely defect-tolerance and layout modifications. In this paper, we compare these two yield enhancement approaches by using adders as an ezample. Our yield projections indicate that the layout modification technique ia more eficient when the defect density is low, while reco...
متن کاملA Yield Study of VLSI Adders 1
Several 64-bit adders have been designed and their ezpected yield has been estimated. OUT Tesults show that the yield of VLSI adders can be improved by modifying the layout of the ol.iginal design and/or by choosing a dzfferent layout and circuit structure. In certain situations, these approaches can improve the yield by 10% to 17%.
متن کاملDefect Tolerance in VLSI Circuits: Techniques and Yield Analysis
Current very-large-scale-integration (VLSI) technology allows the manufacture of large-area integrated circuits with submicrometer feature sizes, enabling designs with several millions of devices. However, imperfections in the fabrication process result in yield-reducing manufacturing defects, whose severity grows proportionally with the size and density of the chip. Consequently, the developme...
متن کاملTrade-Offs between Yield and Reliability Enhancement *
Deep sub-micron VLSI technologies have led to a large increase in the number of devices per die as well as the switching speeds. These advances have been accompanied by increased design complexity and decreasing reliability. Scaling of the device dimensions has introduced “analog” effects on-chip that he causing signal integrity and delay problems. These problems are not easy to estimate and re...
متن کامل